IBM reinvents AI computing by using analogue computing for artificial intelligence

2024/05/05 19:56:56 709

IBM researchers have published a paper on a breakthrough in using analogue computing for artificial intelligence (AI).

When building an AI system, the data model needs to be trained. It is the process of assigning different weights to different subsets of the training data, such as image data describing different features of cats.

When AI systems are trained on traditional (digital) computers, the AI models are scattered and stored in memory. Computational tasks require constant transfer of data between memory and processing units.IBM says this process slows down computation and limits the upper limit of energy efficiency that can be achieved.

Using analogue computing for AI may provide a more efficient way to achieve the same results as AI running on digital computers.IBM defines analogue memory computing, or analogue AI, as a technology that draws on key features of the way neural networks operate in biological brains. In the brains of humans and many other animals, the strength of synapses, called weights, determines the communication between neurons, the researchers said.

In a simulated AI system, these synaptic weights are stored in situ in the conductance values of nanoscale resistive memory devices like phase change memory (PCM), IBM said. They are then used in deep neural networks to perform cumulative multiplication operations.

IBM says the technology reduces the need to constantly send data between memory and processors.

In a paper published in Nature Electronics, IBM Research describes a mixed-signal analogue AI chip that can run a variety of deep neural network (DNN) inference tasks. According to IBM, this is the first analogue chip that is on par with digital chips in performing computer vision AI tasks in tests, and is more energy efficient than the latter.

The chip was fabricated at IBM's Albany Nanotechnology Centre. It consists of 64 analogue memory computing cores (or chips), each containing a 256 x 256 cross array of synaptic units.IBM says time-based analogue-to-digital converters are integrated into each chip to convert between analogue and digital data. Each chip also incorporates lightweight digital processing units that IBM says perform non-linear neuron activation functions and scaling operations.

Each chip can perform a layer of DNN model-related computations, IBM said. The authors of the paper said, "Using the chip, we performed the most comprehensive study of computational accuracy for simulated in-memory computation and achieved 92.81 per cent accuracy on the CIFAR-10 image dataset."

Source: TopNet Software & Services Channel

Statement: This article is reproduced for the purpose of passing on more information.
Please contact us if the source is mislabeled or violates your legal rights.
We will promptly correct and delete, thank you.
Share this post
Recommend Brand:
Subscribe Weyland
Hot Model View More
ON Semiconductor
SOP-8 EEPROM ROHS
Altera
Programmable Logic D...
Xilinx Datasheet
Programmable Logic D...
NEXPERIA
Converter/Level Shif...
Microchip
Programmable Logic D...
Microchip
Programmable Logic D...
Broadcom
Digital Signal Proce...
Qorvo
Professional Power M...
Mini-Circuits
QFN-8(3x3) RF Ampli...
Asahi Kasei Microdevices/AKM
Audio Power Amplifie...
ISO 9001: 2008
ISO 13485
ISO 14001
ISO 28000: 2007
ISO 45001:2018
ESD
Contact Us
  • service@weylan-d.com
  • RM 705.7/F.FA YUEN COMM BLDGNO.75-77.FA YUEN STREET.MONGKOK.KLN.HONG KONG
Payment Method
Subscribe
Subscribe
Copyright © 2023-2024 www.weylan-d.com Weyland Group Limited